International Journal of Reconfigurable and Embedded Systems (IJRES)
Not a member yet
454 research outputs found
Sort by
FPGA implementation of DS-CDMA Transmitter and Receiver
Direct sequence spread Spectrum (DSSS) is also known as direct sequence code division multiplexing. In direct sequence spread spectrum the stream of information to be transmitted is divided into small pieces each of which is allocated across to a frequency channel across the spectrum. Data signal at the point of transmission is collaborated with a higher data-rate bit sequence (also called chipping code) that divides the data according to a spreading ratio. A redundant chipping code helps the signal resist interference and also enables the original data to be recovered if data bits are damaged during the transmitting. In this project direct sequence spread spectrum principle based code division multiple access (CDMA) transmitter and receiver is implemented on SPARTAN 3E FPGA. The Xilinx synthesis technology (XST) of Xilinx ISE tool used for synthesis of transmitter and receiver on FPGA Spartan 3E
ARM Controller and EEG based Drowsiness Tracking and Controlling during Driving
This paper discussed about EEG-Based Drowsiness Tracking during Distracted Driving based on Brain computer interfaces (BCI). BCIs are systems that can bypass conventional channels of communication (i.e., muscles and thoughts) to provide direct communication and control between the human brain and physical devices by translating different patterns of brain activity commands through controller device in real time. With these signals from brain in mat lab signals spectrum analyzed and estimates driver concentration and meditation conditions. If there is any nearest vehicles to this vehicle a voice alert given to driver for alert. And driver going to sleep gives voice alert for driver using voice chip. And give the information about traffic signal indication using RFID. The patterns of interaction between these neurons are represented as thoughts and emotional states. According to the human feelings, this pattern will be changing which in turn produce different electrical waves. A muscle contraction will also generate a unique electrical signal. All these electrical waves will be sensed by the brain wave sensor and it will convert the data into packets and transmit through Bluetooth medium. Level analyzer unit (LAU) is used to receive the raw data from brain wave sensor and it is used to extract and process the signal using Mat lab platform. The nearest vehicles information is information is taken through ultrasonic sensors and gives voice alert. And traffic signals condition is detected through RF technology
Optimization of Resource Utilization of Fast Fourier Transform
This paper considers the optimization of resource utilization for three FFT algorithms, as it pertains not to the input samples or output modes, but to the twiddle factors that arise in Cooley-Tukey FFT algorithms. Twiddle factors are a set of complex roots of unity, fixed by the transform order for the particular algorithm. This paper shows the comparison between three known FFT algorithms, DIT-FFT, DIF-FFT and GT algorithm. All these algorithms are implemented on FPGA (Spartan-3 XC3S4000l-4fg900) with XILINX 10.1 ISE
Embedded Hardware Circuit and Software Development of USB based Hardware Accelerator
This paper focus on design and develop a Hardware Accelerator which can plug in to Universal Serial Bus of any modern low power low cost embedded development system to do complex processing in a plug and play development environment. Cryptographic algorithms, steganography and encoding decoding applications can use co-devices to accelerate performance. In this paper an implementation of a hardware infrastructure for computing though USB bus of any small scale embedded controller board. Execution engine of the accelerator will be an FPGA which is connected to a USB controller with DDR memory to store user data. FPGAs can perform the process faster than low power microcontrollers to solve such algorithms. For the implementation XILINX ARTIX 7 FPGA is used to off load the algorithm for faster processing. System also has a Cypress USB interface chip for offloading data path. Hardware also has a DRAM memory for dumping the data to be stored. Design also explores different futuristic features like interrupt connection for faster response path, shared memory architecture for hand shake mechanism and GPIO connection for implementation of faster interfaces for IO expansion
Metal Oxides Semiconductor Sensors for Odor Classification
The performance of gas sensor will differ and vary due to the surrounding environment changing, the way of implementation, and the position of the sensors to the source. To reach a good result on gas sensors implementation, a performance test on sensors is needed. The results of the tests are useful for characterizing the properties of the particular material or device. This paper discusses the performances of metal oxides semiconductor (MOS) sensors. The sensors are tested to determine the sensors' time response, sensors' peak duration, sensors' sensitivity, and sensors' stability of the sensor when applied to the various sources at different range. Three sources were used in experimental test, namely: ethanol, methanol, and acetone. The gas sensors characteristics are analyzed in open sampling method in order to see the sensors' sensitivity to the uncertainty disturbances, such as wind. The result shows that metal oxides semiconductor sensor was responsive to the 3 sources not only in static but also dynamic conditions. The expected outcome of this study is to predict the MOS sensors' performance when they are applied in robotic implementation. This performance was considered as the training datasets of the sensor for odor classification in this research. From the experiments, It was got, in dynamic experiment, the senrors has average of precision of 93.8-97%, the accuracy 93.3-96.7%, and the recall 93.3-96.7%. This values indicates that the sensors were selective to the odor they sensed
Design and Implementation of 8x8 Multiplier using 4-2 Compressor and 5-2 Compressor
In this paper, a 8x8 multiplier is realized by using 4-2 and 5-2 compressors. Low-power high speed 4-2 compressors and 5-2 compressors are extensively utilized for numerical realizations. Both the compressors circuits that is the 4-2 compressor circuit and 5-2 compressor circuit internally consist of the logic gates i.e. the XOR and XNOR gates. 4-2 compressor circuit has been designed uses a brand new partial-product reduction format that consecutively reduces the utmost output new style of number needs less variety of MOSFET’s compared to Wallace Tree Multipliers. The 4-2 compressor used is created from high-speed and consists of logic gates XOR and XNOR gates and transmission gate primarily based electronic device. The regular delay and switching energy also called as power-delay product (PDP) is differentiated with the 5-2 compressor enforced with 4-2 Compressors and while not compressors, and is evidenced to own minimum delay and PDP. Simulations are performed by mistreatment Xilinx ten.1 ISE
Fast, Intelligent and Secure an Embedded Health-care Supervisory System
The world of medical supervisory system should remotely monitor various parameters of patients with help of electronics. This work aims at monitoring parameters in fast, intelligent and secure way. The work emphasizes on designing an embedded system which handles critical parameters of patients in hospital/nursing units. The data samples are processed using an ARM based CPU’s and to achieve performance metrics TI RTOS is used and validated. The system generates interrupts based on the priority of each of critical parameters with a threshold in it and enables alarming/warning system. The data is then transferred to IoT layer using a CC3100 TI based SoC for further reference and processing.In this paper, 4 parameters has been monitored for designing system such as measuring Respiratory rate for human breath, MMG signal for muscle movement, Blood pressure rate as well as Temperature. RTOS helps with scheduling as well as with interrupts also helps Wi-Fi module to work with it. Wi-Fi module provides many security options as WEP, WAP, and WAP2
Implementation of Low Power Pipelined 64-bit RISC Processor with Unbiased FPU on CPLD
This article represents the implementation of low power pipelined 64-bit RISC processor on Altera MAXV CPLD device. The design is verified for arithmetic operations of both fixed and floating point numbers, branch and logical function of RISC processor. For all the jump instruction, the processor architecture will automatically flush the data in the pipeline, so as to avoid any misbehavior. This processor contains FPU unit, which supports double precision IEEE-754 format operations very accurately. The simulation results have been verified by using ModelSim software. The ALU operations and double precision floating point arithmetic operation results are displayed on 7-Segments. The necessary code is written in Verilog HDL
Digitalized Electronic Voting System
In the present scenario, Electronic Voting Machines ("EVM") are being used in India, generally for state elections. These EVMs are being used since 1999 upto till date. The EVMs reduce the time for both casting a vote and declaring the results when compared to the old paper ballot systems, up to 2004 there is no Tampering and security provided for EVMs after 2004 Supreme court and Election Commission decided to introduce EVMs with Voter Verified Paper Audit Trail(VVPAT) system but it also having some difficulties like missing of names in the voter list, requirement of huge manpower, storing of EVMs for counting purpose etc, so our proposed method is useful to overcome above problems in the voting system by using the Biometric and Aadhaar information.
Smart Safety Belt Design to Avoid Accidents in Hazardous Industrial Environment
Warehouse is one of the most dangerous places to work because of many potential dangers. The accidents caused by heavy vehicles result in seriousinjuries and even death. This paper proposes a solution to this problem. When a worker happens to be in any of such hazardous situations inside or outside workplace, he will press the emergency button (or pull a magnetic cord) placed in the smart safety belt which will not only stop the vehicles within 15 meters circle but also inform the workers within 250 meters circle through an indicator. In this technical paper, the outcome of first design phase has been reported. In the first design phase, we have successfully implemented a reliable and accurate ranging mechanism with ±0.3m maximum error. This ranging mechanism is based on wellknown RF Time-of-Flight (TOF) method. The maximum achievable transmit range of this solution is 300m