CORE
CO
nnecting
RE
positories
Services
Services overview
Explore all CORE services
Access to raw data
API
Dataset
FastSync
Content discovery
Recommender
Discovery
OAI identifiers
OAI Resolver
Managing content
Dashboard
Bespoke contracts
Consultancy services
Support us
Support us
Membership
Sponsorship
Research partnership
About
About
About us
Our mission
Team
Blog
FAQs
Contact us
Community governance
Governance
Advisory Board
Board of supporters
Research network
Innovations
Our research
Labs
Filters
3 research outputs found
Architecture and Hardware Design of a Dual-Execution mode Processor Based on Produced Order Queue Execution Model
Author
Md Musfiquzzaman Akanda
Publication venue
Publication date
24/03/2008
Field of study
No full text
電気通信大学博士（工学）2007thesi
C-RECS （Creative Repository of Electro-Communications)
On the Design of a Dual-Execution Modes Processor: Architecture and Preliminary Evaluation
Author
Md. Musfiquzzaman Akanda
Ben A. Abderazek
Masahiro Sowa
Publication venue
Publication date
2006
Field of study
No full text
Crossref
An Efficient Dynamic Switching Mechanism (DSM) for Hybrid Processor Architecture
Author
Sotaro Kawata
Ben A. Abderazek
Akanda Md. Musfiquzzaman
Masahiro Sowa
Publication venue
Publication date
2005
Field of study
No full text
Crossref
No full text
