International Journal of Science Engineering and Advance Technology (IJSEAT)
Not a member yet
1075 research outputs found
Sort by
Moisture Susceptibility on Asphalt Mix and the Effect of Anti-Stripping Additives
The damage due to moisture can be result in asphalt pavements either due to stripping or the softening of asphalt, both of which result in loss of ability to resist traffic- induced stresses which is mainly occur due to the loss or destruction of bond between the aggregate and the asphalt. This study is aimed to determine the effect of moisture on different graded bitumen mixture i:e open graded mixture and dense graded mixture and the effect of anti-stripping agent(lime) in hot mix asphalt(HMA). Moisture susceptibility of asphalt mixture can be determined by different tests indirect tensile strength test, Retained Marshall stability value and boiling water test with varying the percentage of lime content from 0% to 2.5%.The results indicates that the addition of hydrated lime increases the moisture resistance value to some extent and also provide larger strength as compare to the other mixes without addition of lime and more over the dense graded mix provide more effective value than open graded mixes
Design of a Low Power High Speed Double Tail Comparator
The proposed level shifter circuit able with a wide info voltage extend. The circuit depends on a Double-Tail comparator, and has an unmistakable component in current era conspire by checking information and yield rationale levels. The proposed circuit can change over low voltage input computerized signals into high voltage yield advanced signs. The circuit accomplishes low power operation since it scatters working current just when the info signals change. Dynamic Comparator is a one of the fundamental building square. Timed comparators are called as the element comparator. The exactness of comparators which is characterized by its energy utilization and speed. Ordinary element locked comparators experience the ill effects of low supply voltages particularly when edge voltage of the gadgets is not scaled at an indistinguishable pace from the supply voltages of the present day CMOS handle. Another twofold tail comparator is composed, where the circuit of a traditional twofold tail comparator is changed for low power and quick operation even in little supply voltages. Without confounding the plan and adding the couple of transistors to the ordinary circuit we will accelerate the correlation. The positive criticism amid the recovery brings about surprisingly lessened postpone tim
An Additive Order And Privacy Preserving Function Family (AOPPF)
The plentiful benefits of cloud computing, for privacy concerns, individuals and enterprise users are disinclined to outsource their susceptible data, including emails, personal health records and government confidential files, to the cloud. This is as once sensitive data are outsourced to a inaccessible cloud, the analogous data owners lose direct control of these data. We identify a multi-owner model for privacy preserving keyword search over encrypted cloud data. We recommend an capable data user , which not only prevents attackers from eavesdropping secret keys and imaginary to be illegal data users performing searches, but also facilitate data user certification and revocation.
Urdhva Tiryagbhyam Sutra Multiplier Based 32-Bit MAC Design
The Vedic Multiplier and the Reversible Logic Gates has Designed and actualized in the increase and Accumulate Unit (MAC) and that is appeared in this paper. A Vedic multiplier is composed by utilizing Urdhava Triyagbhayam sutra and the snake configuration is finished by utilizing reversible rationale entryway. Reversible rationales are likewise the crucial necessity for the developing field of Quantum processing. The Vedic multiplier is utilized for the increase unit in order to decrease halfway items and to get elite and lesser territory .The reversible rationale is utilized to get less power. The MAC is composed in Verilog HDL and the recreation is done in Xilinx 14.2 and blend is done utilizing Xilinx. The chip outline for the proposed MAC is likewise completed
A New Optimal Voltage Control Technique For UPS System
This paper proposes a simple best possible voltage control technique for three-stage uninterruptible-control supply frameworks. The proposed voltage controller is made out of an input control term and a repaying control term. The previous term is intended to make the framework errors focalize to zero, while the last term is connected to make up for the framework vulnerabilities. In addition, the ideal load current observer is utilized to enhance cost of the system and reliability. Especially, the closed loop security of a observer based ideal voltage control law is scientifically demonstrated by demonstrating that the entire conditions of the enlarged observer based control framework errors exponentially join to zero. Dissimilar to past algorithm, the proposed strategy can make a tradeoff between control input extent and following error by just picking appropriate performance indexes. The viability of the proposed controller is approved through recreations on MATLAB/Simulink .Finally, the relative outcomes for the proposed conspire and the customary input linearization control plot and a fuzzy logic controller are exhibited to show that the proposed calculation accomplishes a great execution, for example, quick transient reaction, little enduring state error, and low aggregate harmonic distortion under load step change, uneven load, and nonlinear load with the parameter variations
Recursive Approach to the Design of a Parallel Self Timed Adder
As innovation scales down into the lower nanometer values control, postpone region and recurrence gets to be im¬portant parameters for the examination and plan of any circuits. This short exhibits a parallel single-rail self-coordinated viper. It depends on a recursive definition for performing multi bit double expansion. The operation is parallel for those bits that needn't bother with any convey chain spread. Therefore, the outline achieves logarithmic performance over arbitrary operand conditions with no extraordinary speedup hardware or look-ahead pattern. A viable execution is furnished alongside a finish recognition unit. The usage is regular and does not have any commonsense confinements of high fanouts. A high fan-in entryway is required however yet this is unavoidable for offbeat rationale and is overseen by associating the transistors in parallel. Reproductions have been performed utilizing an industry standard toolbox confirm the reasonableness and prevalence of the proposed approach over existing offbeat adders
Improving Power Quality Of Distribution Grid Using An Ultracapacitor Integrated With Power Conditioner
Entrance of different sorts of disseminated vitality assets (DERs) like sun oriented, wind, and module half and half electric vehicles (PHEVs) onto the dispersion lattice is on the ascent. There is a comparing increment in power quality issues and discontinuities on the circulation lattice. With a specific end goal to diminish the discontinuities and enhance the power nature of the conveyance framework, a ultracapacitor (UCAP) incorporated power conditioner is proposed in this paper. UCAP incorporation gives the power conditioner dynamic power capacity, which is valuable in handling the lattice irregularities and in enhancing the voltage hang and swell pay. UCAPs have low vitality thickness, high-control thickness, and quick charge/release rates, which are all perfect qualities for meeting high-control low-vitality occasions like sags/swells. In this paper, UCAP is coordinated into dc-connection of the power conditioner through a bidirectional dc–dc converter that aides in giving a hardened dc-interface voltage. The reconciliation helps in giving dynamic/responsive power bolster, irregularity smoothing, and list/swell pay. The aggregate consonant bending was lessened by utilizing fuzzy controller. Plan and control of both the dc–ac inverters and the dc–dc converter are talked about. The reproduction performed in MATLAB/SIMULINK condition
Design Analysis of Low Speed Flywheels For Automobiles
This paper concentrates on investigating the impacts of flywheel geometry on its vitality stockpiling or convey capacity per unit mass, additionally characterized as most extreme particular vitality. In this paper we have investigated different profiles of flywheel and the put away active vitality per unit mass is ascertained for the separate flywheel. Different profiles are outlined and examination in CAE instrument (CATIAV5). investigation is done for various states of the flywheels and von mises stresses and aggregate misshapening are resolved. It demonstrates that shrewd plan of flywheel geometry significantly affect the Specific Energy stockpiling and decrease the operational burdens applied on the pole because of lessened mass at high rotational rates. Proficient flywheel configuration used to boost the latency of minute for least material utilized and assurance high unwavering quality and long life
Multi-Cloud System For Multimedia Content Protection
Complete multi-cloud framework for interactive media content assurance. The framework bolsters different types of interactive media content and can successfully use changing figuring assets. • Novel technique for making signatures for 3-D videos. This strategy makes marks that catch the profundity in stereo substance without computing the depth signal itself, which is a computationally costly process. • New plan for an appropriated coordinating motor for high-dimensional multimedia items. This outline gives the primitive capacity of discovering - closest neighbors for vast scale datasets. The outline likewise offers an assistant capacity for further preparing of the neighbors. This two-level outline empowers the proposed framework to effectively bolster distinctive sorts of interactive multimedia content
Hybrid Source Based Transformer Coupled Bidirectional Dc-Dc Converter for Domestic Applications
Hybrid power system can be utilized to decrease energy storage necessities. There is expanding interest for the utilization of exchange or sustainable power sources to accomplish perfect and ease power for Residential Application the PV-wind hybrid system restores the most reduced unit cost esteems to keep up a similar level of DPSP when contrasted with independent solar and wind systems. For all heap requests the levelised energy taken a toll for PV-wind hybrid system is dependably lower than that of independent solar PV or wind system. The PV-wind hybrid alternative is techno-financially feasible for provincial zap. This paper proposes a novel incorporated converter topology for interfacing between the energy storage system and the dc transport for a private microgrid application The proposed coordinated full-bridge dc–dc converter displays the accompanying elements: low number of dynamic gadgets contrasted with the converters generally connected to comparative applications, low information and yield current swell, high voltage proportion, bidirectional power stream, and galvanic disengagement