102,936 research outputs found

    Cent’anni di Wilcock

    No full text
    Introduzione al volume "L’eternità immutabile. Studi su Juan Rodolfo Wilcock", a cura di R. Deidier, G, Nisini, Macerata, Quodlibet, 202

    Realtà e surrealtà nell’opera di Wilcock

    No full text
    Il saggio analizza il rapporto tra realtà e surreltà nell'opera di Juan Rodolfo Wilcock, con particolare attenzione per le sue raccolte di prose brevi: Fatti inquietanti, Lo stereoscopio dei solitari, La sinagoga degli iconoclasti e il Libri dei mostri

    Optimal Sizing of Configurable Devices to Reduce Variability in Integrated Circuits

    No full text
    This paper describes a systematic approach that facilitates yield improvement of integrated circuits at the post-manufacture stage. A new Configurable Analogue Transistor (CAT) structure is presented that allows the adjustment of devices after manufacture. The technique enables both performance and yield to be improved as part of the normal test process. The optimal sizing of the inserted CAT devices is crucial to ensure the greatest improvement in yield and this paper considers this challenge in detail. An analysis and description of the underlying theory of the sizing problem is given along with examples of incorrect sizing. Guidelines to achieve optimal CAT sizing are proposed, and results are provided to demonstrate the overall effectiveness of the CAT approach

    Yield improvement using configurable analogue transistors

    No full text
    Continued process scaling has led to significant yield and reliability challenges for today's designers. Analogue circuits are particularly susceptible to poor variation, driving the need for new yield resilient techniques in this area. A new configurable analogue transistor structure and supporting methodology that facilitates variation compensation at the post-manufacture stage is described. The approach has demonstrated significant yield improvements and can be applied to any analogue circuit

    Lack of awareness of symptoms in people with dementia: the structural and functional basis.

    No full text
    OBJECTIVE: To review studies investigating the brain correlates of unawareness of cognitive and behavioural symptoms in people with dementia. DESIGN: A detailed search of the literature was conducted to include all the peer-reviewed studies published in English aimed at identifying the structural or functional brain correspondents of unawareness in dementia patients. Their results were interpreted in relation to the methodological differences in terms of type of dementia studied, the protocol adopted to measure lack of awareness, the imaging techniques employed, the experimental designs and statistical analyses performed. RESULTS: Eighteen studies undertaken to explore the functional and structural correlates of unawareness of cognitive symptoms in dementia were identified. Although their results showed a disparate range of brain correlates, they were mainly localized in frontal and temporo-parietal regions. CONCLUSIONS: Although the anatomical correlates of unawareness of disease in dementia have not yet been exhaustively explored, understanding the correlates of unawareness may also contribute to understand the brain correlates of self-awareness and self-reflection. We discuss the current knowledge base and consider potential future directions for research. Copyright © 2010 John Wiley and Sons, Ltd

    Segnali sul nulla. Studi e testimonianze per J. R. Wilcock, a cura di R. Deidier

    No full text
    Recensione al volume Segnali sul nulla. Studi e testimonianze per J. R. Wilcock, a cura di R. Deidier, Roma, Edizioni Treccani, 200

    A Geometric Algebra Co-Processor for Color Edge Detection

    No full text
    This paper describes advancement in color edge detection, using a dedicated Geometric Algebra (GA) co-processor implemented on an Application Specific Integrated Circuit (ASIC). GA provides a rich set of geometric operations, giving the advantage that many signal and image processing operations become straightforward and the algorithms intuitive to design. The use of GA allows images to be represented with the three R, G, B color channels defined as a single entity, rather than separate quantities. A novel custom ASIC is proposed and fabricated that directly targets GA operations and results in significant performance improvement for color edge detection. Use of the hardware described in this paper also shows that the convolution operation with the rotor masks within GA belongs to a class of linear vector filters and can be applied to image or speech signals. The contribution of the proposed approach has been demonstrated by implementing three different types of edge detection schemes on the proposed hardware. The overall performance gains using the proposed GA Co-Processor over existing software approaches are more than 3.2× faster than GAIGEN and more than 2800× faster than GABLE. The performance of the fabricated GA co-processor is approximately an order of magnitude faster than previously published results for hardware implementations

    Innovative teaching of IC design and manufacture using the Superchip platform

    No full text
    In this paper we describe how an intelligent chip architecture has allowed a large cohort of undergraduate students to be given effective practical insight into IC design by designing and manufacturing their own ICs. To achieve this, an efficient chip architecture, the “Superchip”, has been developed, which allows multiple student designs to be fabricated on a single IC, and encapsulated in a standard package without excessive cost in terms of time or resources. We demonstrate how the practical process has been tightly coupled with theoretical aspects of the degree course and how transferable skills are incorporated into the design exercise. Furthermore, the students are introduced at an early stage to the key concepts of team working, exposure to real deadlines and collaborative report writing. This paper provides details of the teaching rationale, design exercise overview, design process, chip architecture and test regime
    corecore