158,129 research outputs found

    La Galleria Nazionale delle Marche negli anni di Luigi Serra

    No full text
    Il contributo si concentra sull’attività svolta da Luigi Serra, Soprintendente delle Marche, per la Galleria Nazionale di Urbino per circa un quindicennio, fino al 1930. Profondo conoscitore del territorio marchigiano, Serra ha il merito di aver patrocinato l’inventariazione dei monumenti e degli oggetti artistici conservati nelle città marchigiane e di aver incrementato il patrimonio artistico della Galleria Nazionale di Urbino impegnandosi in una tenace campagna di acquisti, depositi e donazioni per la Galleria. Parallelamente, oltre ad acquisire nuovi ambienti espositivi del Palazzo ducale di Urbino crea, in conformità con altri esempi dell’epoca, un nuovo allestimento pensando di riproporre in quelle sale il carattere di una abitazione rinascimentale, grazie anche agli arredi in stile che si alternano a dipinti e sculture

    Collezionismo a Modena e Reggio tra Otto e Novecento

    No full text
    Il contributo, dedicato alle Mostre di Arte antica organizzare a Reggio Emilia nel 1876 e nel 1899 e a Modena nel 1906, offre una nuova testimonianza, oltre agli studi da tempo avviati sulle raccolte d'arte delle due città estensi, per approfondire la vivace realtà del collezionismo privato di questi luoghi, tra la fine dell'Ottocento e i primi anni del Novecento

    A Cache-aware program transformation technique suitable for embedded systems

    No full text
    In embedded systems caches are very precious for keeping low the memory bandwidth and to allow employing slow and narrow off-chip devices. Conversely, the power and die size resources consumed by the cache force the embedded system designers to use small and simple cache memories. This kind of caches can experience poor performance because of their not flexible placement policy. In this scenario, a big fraction of the misses can originate from the mismatch between the cache behavior and the memory accesses' locality features (conflict misses). In this paper we analyze the conflict miss phenomenon and define a cache utilization measure. Then we propose an object level Cache Aware allocation Technique (CAT) to transform the application to fit the cache structure, minimize the number of conflict misses and maximize cache exploitation. The solution transforms the program layout using the standard functionalities of a linker. The CAT approach allowed the considered applications to deliver the same performance on two times and sometimes four times smaller caches. Moreover the CAT improved programs on direct-mapped caches outperformed the original versions on set-associative caches. In this way, the results highlight that our approach can help embedded system designers to meet the system requirements with smaller and simpler cache memories. (C) 2002 Elsevier Science B.V. All rights reserved

    An Educational Environment for Designing and Performance Tuning of Embedded Systems

    No full text
    Teaching how to design and tune an embedded system is indeed a difficult task, since the student has to learn the many trade-offs that lead to the final system configuration. Existing tools are often too complex, or do not stress the basic steps in the design path. These steps are very useful during the first training sessions. The environment Csim2, which is used at our university, permits the student to become familiar with concepts of pro-gram locality, cache structure and performance tuning, while analyzing actual data produced by the actual software that has to be tied with the embedded system. The student can analyze program behavior by means of locality graphs, or run extensive parametric simulations in order to find the best configuration that minimize either sys-tem cost, power consumption, or execution time. Further op-timizations allow the designer to explore more sophisticated features like selective cacheing, cache locking, scratch memory, and code mapping for better cache exploitation. In this paper we show the basic capabilities of the environment, and some example of training sessions. By means of graphs about program locality and performance metric

    A Proposal for Input-sensitivity Analysis of Profile-driven Optimizations on Embedded Applications

    No full text
    The ever-increasing gap between processor and memory speed is an issue also in embedded systems, because of the increased complexity of multimedia elaborations and the strict resource constraints of these devices.Profile-driven code optimization techniques can be effectively employed for tuning application-cache interaction and performances of cache system itself. In fact, applications running on such systems are usually known in advance and do not change over time. In a previous paper, we presented a profile-based code restructuring technique (CAT) that was able to dramatically increase cache exploitation of embedded applications.However, it is well known that profile-driven optimizations can suffer from input-sensitivity problems: an application that is optimized for a particular input can perform even worse than the original one, when subjected other inputs.In this paper we take into account jpeg and mpeg compressor/decompressor applications and analyze the input-sensitivity of CAT improved layouts over a wide range of inputs. The input sets were accurately determined through both black-box and white-box analysis of applications.We propose two metrics for measuring the input-sensitivity of application layouts, and show how our profile-driven code transformation technique is able to reduce the input-sensitivity of the considered applications up to 48% on caches ranging from 1 KByte to 8KByte

    Histo-anatomical observations on some eastern Mediterranean wild orchids

    No full text
    Anatomical and histological observations have been carried out on the stem (inflorescence axis) and leaf structure of twelve species of Orchis, Ophrys and Barlia sampled on the East Mediterranean islands of Crete and Rhodes. This study represents the preliminary phase of a wider morphological analysis regarding European and Mediterranean wild orchids, carried out to verify orchid relationships and some taxonomic interpretations. Relatively few studies, concerning histological and anatomical analysis, have been conduced on vegetative organs of European terrestrial orchids: Camus and Camus, (1928); Solereder and Meyer, (1930); Borsos, (1980); Del Prete et al., (1991); Stern, (1997); Del Prete and Miceli, (1999); the more recent studies nevertheless have provided a useful contribution to knowledge of orchid relationships.The leaves appeared bi-facial in all examined species: the vascular bundles were in a single row in the middle of the mesophyll, the xylem oriented to adaxial surface; stomata were found to be abaxial and superficial; epidermal cells were approximately isodiametric in transversal section and the adaxial noticeably greater than abaxial cells. With regards to mesophyll structure two different groups were distinguishable: Ophrys heldreichi x O. reinholdii, O. tenthredinifera, O. iricolor, Orchis italica, O. quadripunctata and O. sancta had a compact, homogeneous mesophyll. In Ophrys cretica ssp. cretica, O. cretica ssp. karpathensis, O. episcopalis, O. heldreichi, O. spruneri and Barlia robertiana instead, there was a loose mesophyll structure; in some of these species the mesophyll was found to be differentiated into a palisade and a spongy tissue.Transversal sections through the stems showed a mechanical sheath separating the cortex and ground tissue in all species. Observation under fluorescent light made it possible to identify the degree of lignification of the cell walls, and class it as a sclerenchymatous ring. Barlia robertiana presented a vascular system characterized by many collateral vascular bundles, scattered in the peripheral area of the ground parenchyma. In Orchis and Ophrys species observed instead, the vascular bundles were neatly arranged in a circle at the periphery of the ground tissue: in O. quadripunctata and O. italica the vascular bundle were so peripheral that they made contact with the sclerenchymatous ring, as reported for Orchis mascula in a previous study (Del Prete and Miceli, 1999). In all the Ophrys species examined, but also in Orchis sancta, the vascular bundles were arranged below the sclerenchymatous ring but with a portion of ground tissue interposed. This evidence could support the suggestion, made by Strack et al., (1989), that Orchis sancta and the related species O. coriophora, O. fragrans and O. martrinii be placed in a separate genus, Anteriorchis

    Correction to: Lenvatinib as a salvage therapy for advanced metastatic medullary thyroid cancer (Journal of Endocrinological Investigation, (2021), 44, 10, (2139-2151), 10.1007/s40618-020-01491-3)

    No full text
    The article “Lenvatinib as a salvage therapy for advanced metastatic medullary thyroid cancer” written by A. Matrone, A. Prete, A. Nervo, A. Ragni, L. Agate, E. Molinaro, C. Giani, L. Valerio, E. Minaldi, A. Piovesan and R. Elise was originally published online on the publisher’s internet portal on 17th February 2021 with Open Access under a Creative Commons Attribution (CC BY) license 4.0 With the authors’ decision to cancel Open Access the copyright of the article changed on 28th April 2021 to © Italian Society of Endocrinology (SIE) 2021 with all rights reserved. The original article has been corrected

    A Coherence Protocol for the Elimination of Passive Sharing in Single and Multiple Threaded Shared-Bus Shared-Memory Multiprocessors

    No full text
    Single-chip multiprocessors and multiple-thread architectures are becoming an affordable solution for high-performance general-purpose workstations and servers. On these machines, the workload is typically constituted of both sequential and multithreaded applications. Shared-bus shared-memory multithreaded multiprocessor can be used to speed-up the execution of such workload. In this environment, the scheduler takes care of the load balancing by allocating a ready thread on the first available processor, thus producing thread migration. Thread migration and the persistence of private data into different caches produce an undesired sharing, named passive sharing. The copies due to passive sharing produce useless coherence traffic on the bus and coping with such a problem may represent a challenging design problem for these machines. Many protocols use smart solutions to limit the overhead to maintain coherence among shared copies. None of these studies treats passive-sharing directly, although some indirect effect is present while dealing with the other kinds of sharing. Affinity scheduling can alleviate this problem, but this technique does not adapt to all load conditions, especially when the effects of migration are massive. A simple coherence protocol is presented. This protocol eliminates passive sharing using information from the compiler that is normally available in operating system kernels. The performance of this protocol has been evaluated and compared against other solutions proposed in the literature by means of enhanced trace-driven simulation. The performance of the proposed solution outperforms the other protocols, especially in the case of a multithreaded processor, thus demonstrating its effectiveness both in single and multiple-threaded hardware platform. The complexity of the proposed approach has been evaluated in terms of the number of protocol state

    La formazione per l'innovazione industriale: dall'esperienza del digitale ai sistemi autonomi.

    No full text
    Analisi delle caratteristiche dei progetti di innovazione in PMI con finanziamento da parte di Fondimpresa dei piani di formazione a supporto

    A fast defect detection algorithm for glass tube based on ROI reduction

    No full text
    n this paper, we present an algorithm for defect detection in glass products that allows us to minimize the processing time. The main idea is based on the reduction of the size of the image area to investigate by using the features of glass images. The proposed solution doesn’t compromise the quality of detection and allows us to achieve a performance gain of 66% in terms of processing time, and 3 times in term of throughput (frames per second), in comparison with standard algorithms for defect detection
    corecore