1,739,046 research outputs found

    Karthik-reddy-bs/Rapid-PV-model: Initial Release

    No full text
    <p>This is the first published version of the data and the python scripts.</p> <p><strong>Full Changelog</strong>: <a href="https://github.com/Karthik-reddy-bs/Rapid-PV-model/compare/Preview...v1.0">https://github.com/Karthik-reddy-bs/Rapid-PV-model/compare/Preview...v1.0</a></p&gt

    Diplatys sahyadriensis Karthik, Kamimura and Kalleshwaraswamy 2022

    No full text
    2. <i>Diplatys sahyadriensis</i> Karthik, Kamimura and Kalleshwaraswamy, 2022 <p> India, Karnataka, Hosanagara-Shivamogga Road, Galigekola, 13°59'52.854"N, 75°22'42.576"E, 6.xi.2020, Coll. C.M. Karthik., <i>ex</i>. Sugarcane (1 male).</p>Published as part of <i>Karthik, C. M. & Kalleshwaraswamy, C. M., 2023, An annotated checklist of earwigs (Dermaptera) of South India with two new records from India, pp. 561-585 in Zootaxa 5330 (4)</i> on page 566, DOI: 10.11646/zootaxa.5330.4.5, <a href="http://zenodo.org/record/8255396">http://zenodo.org/record/8255396</a&gt

    Adaptive memory power management techniques for HPC workloads

    No full text
    The memory subsystem is responsible for a large fraction of the energy consumed by compute nodes in High Performance Computing (HPC) systems. The rapid increase in the number of cores has been accompanied by a proportional increase in the DRAM capacity and bandwidth. Thus, the memory system consumes a significant amount of the power budget available to a compute node. There is a broad research effort focused on power management techniques using DRAM low-power modes. However, memory power management still presents many challenges towards Exascale. In this thesis, the potential of Dynamic Voltage and Frequency memory Scaling (DVFS) is studied considering the ability to select different frequencies for different memory channels. The approach adopted is based on tuning voltage and frequency dynamically to maximize the energy savings while maintaining performance degradation within tolerable limits. It was observed that HPC workloads rarely require maximum bandwidth, and the bandwidth demand placed by applications is spread over different channels. Also, HPC applications do not use all the bandwidth in a sustained manner, and they have phases where this bandwidth demand is not at its peak. Hence applications can tolerate reduction in bandwidth to save energy. Channel access patterns of applications are studied to determine the potential additional energy savings by controlling channels independently. Evaluation of proposed DVFS algorithm is conducted through a novel hybrid evaluation methodology that includes simulation and executions on real hardware. Results show the large potential of adaptive memory power management techniques based on DVFS for HPC workloads.M.S.Includes bibliographical referencesby Karthik Elangova

    Karthik Gadde's Quick Files

    No full text
    The Quick Files feature was discontinued and it’s files were migrated into this Project on March 11, 2022. The file URL’s will still resolve properly, and the Quick Files logs are available in the Project’s Recent Activity

    AMBIGUOUS RISK MEASURES AND PIECEWISE LINEAR UTILITY MODELS IN PORTFOLIO MANAGEMENT

    No full text
    Master'sMASTER OF SCIENCE IN COMPUTATIONAL ENGINEERINGDissertation Supervisors:Assistant Professor Karthik Natarajan, SMA Fellow, NUSAssistant Professor Melvyn Sim, SMA Fellow, NU

    Karthik Gadde's Quick Files

    No full text
    The Quick Files feature was discontinued and it’s files were migrated into this Project on March 11, 2022. The file URL’s will still resolve properly, and the Quick Files logs are available in the Project’s Recent Activity

    ANALYZING QUAY CRANES JOB SEQUENCE USING STOCHASTIC PROJECT SCHEDULING TECHNIQUE

    No full text
    Master'sMASTER OF SCIENCE IN COMPUTATIONAL ENGINEERINGSupervisor: Melvyn SimTitle: Assistant Professor, SMA Fellow, NUSThesis Supervisor: Karthik NatarajanTitle: Assistant Professor, SMA Fellow, NU

    ANALYZING QUAY CRANES JOB SEQUENCE USING STOCHASTIC PROJECT SCHEDULING TECHNIQUE

    No full text
    Master'sMASTER OF SCIENCE IN COMPUTATIONAL ENGINEERINGDissertation Supervisors: 1. Assistant Professor Melvyn Sim, SMA Fellow, NUS. 2. Assistant Professor Karthik Natarajan, SMA Fellow, NU
    corecore