1,720,965 research outputs found

    A simulator for reconfigurable massively parallel architectures

    No full text
    Among massively parallel systems, Reconfigurable Processor Array (RPA) [1] is one of the computation models that better support parallel algorithms in the areas of numerical analysis[2], graph analysis[3], vision and image processing[4], and that are more conveniently implemented using the available electronic and packaging technologies[5]. The development of parallel algorithms for RPA is usually quite difficult and error-prone because of the absence of suitable programming models and simulation tools. Programming models and simulators have been proposed and are presently available for mesh connected computers without reconfiguration (see for example those of MasPar and TMC), but unfortunately none of these models and simulators captures the specific properties of reconfigurable meshes. In order to fill this gap we have defined a programming model specifically oriented to RPA and have implemented a compiler and a simulator based on it. This paper focuses on the description of the simulator and presents some results obtained through its utilization

    Euclidean distance transform on polymorphic processor array

    No full text
    This paper describes a new parallel algorithm for Euclidean Distance Transform on the Polymorphic Processor Array, a massively parallel architecture based on a reconfigurable mesh interconnection network. The proposed algorithm has been implemented using the Polymorphic Parallel C language and has been validated through simulation, its computational complexity is O(N) (worst case) for pictures of NxN pixels on a Polymorphic Processor Array of NxN processing elements

    A VLSI scalable processor array for motion estimation

    No full text
    In this paper we describe a parallel architecture for motion estimation based on the Full Search Block Matching Algorithm. The distinctive characteristic of the proposed architecture is its suitability to be implemented both in a high performance dedicated device for embedded systems (e.g. an ASIC) and on mesh connected SIMD massively parallel computers. The paper describes the first of these options in detail. © Springer-Verlag Berlin Heidelberg 1995

    Stepwise deployment methodology of a service oriented architecture for business communities

    No full text
    This paper describes the deployment of a Service Oriented Architecture in the specific context of the 'Business Communities', i.e. Communities of heterogeneous actors that cooperate in the same business area. The architecture is based on XML and Web Services technologies. More specifically the paper analyzes the structure and the requirements of Business Communities in general, derives the requirements of the architecture and describes its implementation. Finally, a case study is presented to show how the architecture has been implemented for the Business Community of the Port of Genoa characterized by users operating in the cargo and transport business area

    A parallel algorithm for minimum cost path computation on polymorphic processor array

    No full text
    This paper describes a new parallel algorithm tbr Minimum Cost Path computation on the Polymorphic Processor Array, a massively parallel architecture based on a reconfigurable mesh interconnection network. The proposed algorithm has been implemented using the Polymorphic Parallel C language and has been validated through simulation. The proposed algorithm for the Polymorphic Processor Array, delivers the same performance, in terms of computational complexity, as the hypercube interconnection network of the Connection Machine, and as the Gated Connection Network. © Springer-Verlag Berlin Heidelberg 1998

    Internet protocol support for telephony

    No full text
    In this paper, we consider the evolution of telephone networks from time-division multiplexing circuit switching to packet switching and, in particular, to packet switching-based on Internet Protocol (IP-supported telephony). We analyze IP-supported telephony design solutions by proposing a layered reference model in which each layer is associated to a subset of the functions that support telephony. We use the reference model to establish a terminology and a framework for the comparison of the design solutions. We group the design solutions in scenarios and compare them in terms of the reference model proposed. We then focus on IP telephony, in which IP is used in telephone company networks, and on Internet telephony, in which the Internet is used to support telephony. We show that they both can be seen as implementations of the same architecture, which consists of a set of components, associated to functions, and of the interactions among these components. We then consider the issue of voice-data integration and analyze the variety of design solutions that can be adopted to integrate voice and data
    corecore